qVHDL Design Representation and Synthesis, Second Editionq is an exceptionally clear, thorough, and up-to-date introduction to today's leading approach to hardware design: synthesis using a hardware description language and today's leading synthesis tools. Armstrong and Gray begin with an introduction to structured design, and a unified explanation of the VHDL language and its key constructs. Next, they introduce the modeling process step by step, using many examples at varying levels of abstraction, and demonstrate techniques designed to maximize both simulation efficiency and compatibility with synthesis tools. Design tools: editors, simulators, checkers, analyzers, optimizers, and synthesizers VHDL: major constructs, lexical description, source files, data types, data objects, statements, and advanced features Fundamental VHDL modeling techniques: propagation and time delay, concurrency, scheduling, combinational logic, sequential logic, and primitives Integrating VHDL into the design flow, from executable specifications at the algorithmic level through implementations at the gate or cell level Modling PLDs, gate arrays, FPGAs (using Xilinx tools) and standard cells (using Synopsys tools) This edition contains extensive new coverage of multilevel modeling, design with standard parts and ASICs data and control unit design, modeling for synthesis, and more. Review problems are included in each chapter, and over 300 references are provided. If you intend to design with VHDL, this is the book to start with.Figure 10.69 Block diagram for a Booth Algorithm Multiplier. ... Use overloaded + and - to implement the Booth multiplication algorithm. ... The project file aquot;bounce. vhdaquot; contains VHDL code for implementing a software debouncing operation.
|Title||:||VHDL Design Representation and Synthesis|
|Author||:||James R. Armstrong, F. Gail Gray|
|Publisher||:||Prentice Hall - 2000|