System-on-Chip Methodologies & Design Languages

System-on-Chip Methodologies & Design Languages

4.11 - 1251 ratings - Source

System-on-Chip Methodologies a Design Languages brings together a selection of the best papers from three international electronic design language conferences in 2000. The conferences are the Hardware Description Language Conference and Exhibition (HDLCon), held in the Silicon Valley area of USA; the Forum on Design Languages (FDL), held in Europe; and the Asia Pacific Chip Design Language (APChDL) Conference. The papers cover a range of topics, including design methods, specification and modeling languages, tool issues, formal verification, simulation and synthesis. The results presented in these papers will help researchers and practicing engineers keep abreast of developments in this rapidly evolving field.[11] Lucent Technologies, aquot;FormalCheck model checker, aquot; http:/ org/blaa/product.formal.html. [12] P. Bratley, B.L. ... [14] Checkoff User Guide, Siemens Nixdorf Informations Systemen AG aamp; Abstract Hardware Limited, January, 1996. [15] Lambda usera#39;s manual, Abstract Hardware Limited, 1995. [16 ] E. M.anbsp;...

Title:System-on-Chip Methodologies & Design Languages
Author:Peter J. Ashenden, Jean Mermet, Ralf Seepold
Publisher:Springer Science & Business Media - 2013-03-14


You Must CONTINUE and create a free account to access unlimited downloads & streaming