Abstract - A pipelined modified Booth multiplication is proposed to enhance the power performance ratio of 2a#39;s complement multiplication. System architecture of the proposed scheme is catered for VLSI implementation. It is designed with theanbsp;...
|Title||:||Proceedings of the ... IEEE International Conference on Electronics, Circuits, and Systems|
|Publisher||:||IEEE - 1998|