The sync instructions shown are required even for single processor systems. The UTLB (and ITLB) are non-coherent caches ... This requires as many as two sync operations for each PTE update. The MPC601 writes reference and change bitsanbsp;...
|Title||:||POWER PC 601 RISC MICROPROCESSOR USER'S MANUAL|