Electromigration Modeling at Circuit Layout Level

Electromigration Modeling at Circuit Layout Level

4.11 - 1251 ratings - Source

Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.Chapter 1 shows the need to model the EM reliability of ULSI interconnects using 3D model at circuit layout level. In order to perform such modeling, ... CMOS inverter is a basic building block in digital circuits [2]. Clock drivers made of inverteranbsp;...

Title:Electromigration Modeling at Circuit Layout Level
Author:Cher Ming Tan, Feifei He
Publisher:Springer Science & Business Media - 2013-03-16


You Must CONTINUE and create a free account to access unlimited downloads & streaming